Changes for page Trigger Howto

Last modified by sndueste on 2023/07/07 11:28

From version 10.1
edited by sndueste
on 2019/09/17 14:29
Change comment: There is no comment for this version
To version 18.1
edited by sndueste
on 2020/01/21 13:04
Change comment: There is no comment for this version

Summary

Details

Page properties
Content
... ... @@ -5,13 +5,13 @@
5 5  = Introduction (user panel)
6 6   =
7 7  
8 -The MTCA based triggers have a jitter in the few ps range, the delay can be shifted in 1 ns steps (over many ms), one can choose between 10 Hz triggers, frequencies locked to the pulses (e.g. 1MHz) and the actual bunch patterns. A detailed description can be found in [[x2Timer manual>>attach:x2Timer.pdf]].
8 +The MTCA based triggers have a jitter in the few ps range, the delay can be shifted in 1 ns steps (over many ms), one can choose between 10 Hz triggers, frequencies locked to the pulses (e.g. 1MHz) and the actual bunch patterns. A detailed description can be found in [[x2Timer manual>>attach:x2Timer.pdf]] ([[Design Paper>>url:http://ttfinfo2.desy.de/doocs/Timing/CDRv2.2short.pdf||shape="rect"]]).
9 9  
10 10  in short: the triggers are for low impedance (~~50 OHM terminated ?? ), 5V triggers with an adjustable width. The main control panel for the x2 timer has the control options for the 3 front modules (connected with a RJ45 cable - connecting to a "trigger box" with 2 trigger exits (Lemo) each) and 8 Lemo exits at the back of the crate. in the BL-beamline case these triggers are connected to the BNC (patch panel) ports at the rack.
11 11  
12 -The main control can be done with a simplified user panel which can handle the timing in respect to the FEL pulses and not in respect to some (arbitrary) reference time ( Event)[[~[~[image:url:http://hasfweb.desy.de/pub/Setup/TriggerHowto/Trigger_scheme.gif~|~|alt="Trigger_scheme.gif" width="800"~]~]>>attach:Trigger_scheme.gif]]
12 +The main control can be done with a simplified user panel which can handle the timing in respect to the FEL pulses and not in respect to some (arbitrary) reference time ( Event)
13 13  
14 -
14 +[[image:attach:Trigger_scheme.gif]]
15 15  \\
16 16  
17 17  = Different trigger events (starting points) =
... ... @@ -102,8 +102,6 @@
102 102  
103 103  \\
104 104  
105 -\\
106 -
107 107  = Set a constant frequency to a channel =
108 108  
109 109  =
... ... @@ -153,64 +153,107 @@
153 153  
154 154  \\
155 155  
154 +== General FLASH frequencies: ==
155 +
156 156  \\
157 157  
158 +(% class="relative-table wrapped" style="width: 19.422%;" %)
159 +|(% class="highlight-grey" title="Hintergrundfarbe : Grau" data-highlight-colour="grey" %)(((
160 +(% style="color: rgb(0,0,0);" title="" %)**Name          
161 +**
162 +)))|(% class="highlight-grey" title="Hintergrundfarbe : Grau" data-highlight-colour="grey" %)(((
163 +(% style="color: rgb(0,0,0);" title="" %)**Frequency                
164 +**
165 +)))|(% class="highlight-grey" title="Hintergrundfarbe : Grau" data-highlight-colour="grey" %)(((
166 +(% style="color: rgb(0,0,0);" title="" %)**Divider**
167 +)))
168 +|(((
169 +1.3 GHz
170 +)))|(((
171 +1300.000000 MHz
172 +)))|(((
158 158  \\
174 +)))
175 +|(((
176 +108 MHz
177 +)))|(((
178 +108.333333 MHz
179 +)))|(((
180 +12
181 +)))
182 +|(((
183 +9 MHz
184 +)))|(((
185 +9.02777777 MHz
186 +)))|(((
187 +144
188 +)))
189 +|(((
190 +4.5 MHz
191 +)))|(((
192 +4.513888 MHz
193 +)))|(((
194 +288
195 +)))
196 +|(((
197 +1 MHz
198 +)))|(((
199 +1.003086 MHz
200 +)))|(((
201 +1296
202 +)))
159 159  
160 160  \\
161 161  
162 162  Once a clock is configured with the right frequency one can choose in the "expert panel" of the according channel the "FPGA clock" in the "input source select"  chooser.
163 163  
164 -\\
165 -
166 -\\
167 -
168 -\\
169 -
170 170  One has to set the delay to values less than the repetition rate ... (so for 1 MHz between 0 and 990 µs)  and the trigger width also less than the rep rate ...
171 171  
172 -\\
210 +This results in a continuous train of pulses with the set trigger width.
173 173  
174 -\\
212 += Creating an (own) burst trigger =
175 175  
176 -\\
214 +One can use now a SECOND trigger channel which is set to a regular 10 Hz trigger  and gate the clock output to create a burst with defined start point and length,
177 177  
178 -This results in a continuous train of pulses with the set trigger width :
216 +For the example we use the FRONT.TRG2 (BL3 Trg5) as gate pulse which defines the length of the burst (set with the trigger width) and the (rough) starting point of the burst. This trigger is only used as gate and the physical trigger output is NOT used.
179 179  
180 -= Creating an (own) burst trigger =
218 +The  second channel (here FRONT.TRG3 (BL3 Trg6) which is set to the clock frequency defines the reprate (by the FPGA clock setting) , the exact starting point of the first trigger ( by the delay ) and the width of the  MHz/kHz triggers (width).
181 181  
182 -One can use now a SECOND trigger channel which is set to a regular 10 Hz trigger  and gate the clock output to create a burst with defined start point and length,
220 +**To get from the clock to the burst trigger** one has to:
183 183  
184 -\\
222 +* set the  "2nd source select" to the gate trigger ( here FRONT.TRG2) - this defines a second source to considder for the trigger output.
223 +* and the "output source select" to "AND 2nd Ch."  this finally only sends a trigger if on both inputs (clock and gate) we have a high signal.
185 185  
186 186  \\
187 187  
188 -\\
227 +[[image:attach:image2019-9-17_14-35-5.png||height="250"]] [[image:attach:image2019-9-17_14-34-38.png||width="400"]]
189 189  
190 190  \\
191 191  
192 192  \\
193 193  
194 -\\
233 += Real bunch trigger  - get a trigger for each FEL pulse =
195 195  
196 196  \\
197 197  
198 -* in order to generate a stable frequency one has to set the input source to FPGA clock (and use dividers to get the desired frequency)
199 -* to generate the burst patterns of the FEL one has to choose a trigger event (best 116 for FLASH 2 and 16 for FLASH1) and activate Destination 1 for FLASH1 and Destination 2 for FLASH2 . finally one has to assign the activated Bunch pattern mask to the trigger channel of choice . now the pattern can be shifted and the trigger width can be changed as with the 10 Hz triggers. **IMPORTANT: to move the bunchtrain to the desired starting point the DELAY in the expert panel (see below) has to be used. The Trigger in the user panel (see above) has to be set to 0 !!!**
200 -[[~[~[image:url:http://hasfweb.desy.de/pub/Setup/TriggerHowto/mtcatrigger2k.png~|~|alt="mtcatrigger2k.png" width="607" height="458"~]~]>>attach:mtcatrigger2k.png]]
237 +Sometimes it is convenient to get a trigger pulse for each pulse in the FEL. thus if the FEL number of bunches or reprate are changed, the trigger adapts accordingly.
201 201  
202 -here an example defining the bunch pattern for FLASH1 to mask 1
239 +For this one has to select the source of interest in the expert overview panel (tab: "Bunch pattern") ... well for us this is FLASH1 (FL1D) or FLASH2 (FL2D)
203 203  
204 -\\
241 +There are 6 different bunch pattern "channels" one can configure. Typically only 2 are needed ... And in each one there are 6 selectors to choose sources . We only need one - it does not matter in which one is used.
205 205  
206 -\\
243 +[[~[~[image:attach:image2019-9-17_14-51-28.png~|~|height="250"~]~]>>attach:image2019-9-17_14-51-28.png]][[image:attach:image2019-9-17_14-47-15.png||thumbnail="true" height="199"]]
207 207  
208 208  \\
209 209  
210 -\\
247 +In the expert panel one can now choose the configured "Bunch Pattern" as "Input source select"
211 211  
249 +**NOTE: To shift the burst in time one can no longer use the delay of the individual channel BUT the delay in the "Bunch pattern" tab in the expert overview! This now shifts all bursts ... so you better know what you are doing. typically the burst is already shifted to the actual FEL timing ... Shifting the timing should be discussed with the beamline scientist / local contact ...**
250 +
212 212  \\
213 213  
253 +[[image:attach:image2019-9-17_15-4-47.png||height="250"]][[image:attach:image2019-9-17_14-52-40.png||height="250"]]
254 +
214 214  \\
215 215  
216 216  \\